

HEF4060B

14-stage ripple-carry binary counter/divider and oscillator

Rev. 7 — 16 November 2011

Product data sheet

1. General description

The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset input (MR).

The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. The clock input's Schmitt-trigger action makes it highly tolerant to slower clock rise and fall times. The counter advances on the negative-going transition of RS. A HIGH level on MR resets the counter (Q3 to Q9 and Q11 to Q13 = LOW), independent of other input conditions.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

2. Features and benefits

- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Inputs and outputs are protected against electrostatic effects
- Specified from -40°C to $+85^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B

3. Ordering information

Table 1. Ordering information

All types operate from -40°C to $+85^{\circ}\text{C}$.

Type number	Package		
	Name	Description	Version
HEF4060BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
HEF4060BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1



4. Functional diagram




Fig 1. Functional diagram




Fig 2. Logic diagram

5. Pinning information

5.1 Pinning




Fig 3. Pin configuration

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q11 to Q13	1, 2, 3	counter output
Q3 to Q9	7, 5, 4, 6, 14, 13, 15	counter output
V _{SS}	8	ground supply voltage
CEXT	9	external capacitor connection
REXT	10	oscillator pin
RS	11	clock input/oscillator pin
MR	12	master reset
V _{DD}	16	supply voltage

6. Functional description

Table 3. Function table^[1]

Input		Output
RS	MR	Q3 to Q9 and Q11 to Q13
↑	L	no change
↓	L	count
X	H	L

[1] H = HIGH voltage level; L = LOW voltage level; ↑ = LOW-to-HIGH clock transition; ↓ HIGH-to-LOW clock transition.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{DD} + 0.5 V	-	±10	mA
V _I	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{DD} + 0.5 V	-	±10	mA
I _{IO}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	T _{amb} -40 °C to +85 °C			
		DIP16 package	[1] -	750	mW
		SO16 package	[2] -	500	mW
P	power dissipation	per output	-	100	mW

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	supply voltage		3	-	15	V
V _I	input voltage		0	-	V _{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	input MR				
		V _{DD} = 5 V	-	-	3.75	μs/V
		V _{DD} = 10 V	-	-	0.5	μs/V
		V _{DD} = 15 V	-	-	0.08	μs/V

9. Static characteristics

Table 6. Static characteristics

V_{SS} = 0 V; V_I = V_{SS} or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} = -40 °C		T _{amb} = 25 °C		T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input voltage	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage	I _O < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output current	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
		V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μA
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μA
			10 V	-	40	-	40	-	300	μA
			15 V	-	80	-	80	-	600	μA
C _I	input capacitance		-	-	-	-	7.5	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

$T_{amb} = 25^{\circ}\text{C}$; $V_{SS} = 0\text{ V}$; $C_L = 50\text{ pF}$; $t_r = t_f \leq 20\text{ ns}$; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula ^[1]	Min	Typ	Max	Unit	
t_{pd}	propagation delay	RS → Q3; see Figure 4	5 V	[2]	183 ns + (0.55 ns/pF) C_L	-	210	420	ns
			10 V		69 ns + (0.23 ns/pF) C_L	-	80	160	ns
			15 V		42 ns + (0.16 ns/pF) C_L	-	50	100	ns
		Qn → Qn + 1; see Figure 4	5 V		-	-	25	50	ns
			10 V		-	-	10	20	ns
			15 V		-	-	6	12	ns
		MR → Qn; HIGH to LOW see Figure 4	5 V		73 ns + (0.55 ns/pF) C_L	-	100	200	ns
			10 V		29 ns + (0.23 ns/pF) C_L	-	40	80	ns
			15 V		22 ns + (0.16 ns/pF) C_L	-	30	60	ns
			Figure 4	5 V	10 ns + (1.00 ns/pF) C_L	-	60	120	ns
				10 V	9 ns + (0.42 ns/pF) C_L	-	30	60	ns
				15 V	6 ns + (0.28 ns/pF) C_L	-	20	40	ns
t_t	transition time	minimum width; RS HIGH; see Figure 4	5 V			120	60	-	ns
			10 V			50	25	-	ns
			15 V			30	15	-	ns
		minimum width; MR HIGH; see Figure 4	5 V			50	25	-	ns
			10 V			30	15	-	ns
			15 V			20	10	-	ns
t_{rec}	recovery time	input MR; Figure 4	5 V			160	80	-	ns
			10 V			80	40	-	ns
			15 V			60	30	-	ns
f_{max}	maximum frequency	input RS; Figure 4	5 V			4	8	-	MHz
			10 V			10	20	-	MHz
			15 V			15	30	-	MHz

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

[2] t_{pd} is the same as t_{PHL} and t_{PLH} .

[3] t_t is the same as $t_{T_{HL}}$ and $t_{T_{LH}}$.


Table 8. Power dissipationDynamic power dissipation P_D and total power dissipation P_{tot} can be calculated from the formulas shown. $T_{amb} = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	V_{DD}	Typical formula for P_D and P_{tot} (μW) ^[1]
P_D	dynamic power dissipation per device		5 V	$P_D = 700 \times f_i + \sum(f_o \times C_L) \times V_{DD}^2$
			10 V	$P_D = 3300 \times f_i + \sum(f_o \times C_L) \times V_{DD}^2$
			15 V	$P_D = 8900 \times f_i + \sum(f_o \times C_L) \times V_{DD}^2$
P_{tot}	total power dissipation when using the on-chip oscillator		5 V	$P_{tot} = 700 \times f_{osc} + \sum(f_o \times C_L) \times V_{DD}^2 + 2 \times C_t \times V_{DD}^2 \times f_{osc} + 690 \times V_{DD}$
			10 V	$P_{tot} = 3300 \times f_{osc} + \sum(f_o \times C_L) \times V_{DD}^2 + 2 \times C_t \times V_{DD}^2 \times f_{osc} + 6900 \times V_{DD}$
			15 V	$P_{tot} = 8900 \times f_{osc} + \sum(f_o \times C_L) \times V_{DD}^2 + 2 \times C_t \times V_{DD}^2 \times f_{osc} + 22000 \times V_{DD}$


[1] Where:

 f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{DD} = supply voltage in V; $\sum(f_o \times C_L)$ = sum of the outputs; C_t = timing capacitance (pF); f_{osc} = oscillator frequency (MHz).

11. Waveforms

Measurement points are given in [Table 9](#).**Fig 4. Waveforms showing propagation delays for MR to Qn and CP to Q0, minimum MR, and CP pulse widths****Table 9. Measurement points**

Supply voltage	Input	Output
V_{DD}	V_M	V_M
5 V to 15 V	$0.5V_{DD}$	$0.5V_{DD}$



Test data is given in [Table 10](#).

Definitions for test circuit:

DUT = Device Under Test;

C_L = load capacitance including jig and probe capacitance;


R_T = termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig 5. Test circuit for switching times

Table 10. Measurement point and test data

Supply voltage	Input	Load
V_{DD}	V_I	C_L

12. RC oscillator



$$\text{Typical formula for oscillator frequency: } f_{osc} = \frac{I}{2.3 \times R_t \times C_t}$$

Fig 6. External component connection for RC oscillator

12.1 Timing component limitations

The oscillator frequency is mainly determined by $R_t \times C_t$, provided $R_t \ll R_2$ and $R_2 \times C_2 \ll R_t \times C_t$. The influence of the forward voltage across the input protection diodes on the frequency is minimized by R_2 . The stray capacitance C_2 should be kept as small as possible. In consideration of accuracy, C_t must be larger than the inherent stray capacitance. R_t must be larger than the LOC莫斯 (Local Oxidation Complementary Metal-Oxide Semiconductor) 'ON' resistance in series with it, which typically is 500 Ω at $V_{DD} = 5$ V, 300 Ω at $V_{DD} = 10$ V and 200 Ω at $V_{DD} = 15$ V.

The recommended values for these components to maintain agreement with the typical oscillation formula are:

$$\begin{aligned}C_t &\geq 100 \text{ pF}, \text{ up to any practical value,} \\10 \text{ k}\Omega &\leq R_t \leq 1 \text{ M}\Omega.\end{aligned}$$

12.2 Typical crystal oscillator circuit

In [Figure 7](#), R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary.




Fig 7. External component connection for crystal oscillator





Fig 8. Test setup for measuring forward transconductance (g_{fs})

$g_{fs} = di_o/dv_i$ at v_o is constant (see also [Figure 9](#));
MR = LOW.




$T_{amb} = 25^{\circ}\text{C}$.

- (1) Average + 2 σ .
- (2) Average.
- (3) Average - 2 σ .

Where ' σ ' is the observed standard deviation.

Fig 9. Typical forward transconductance g_{fs} as a function of the supply voltage




C_t curve at $R_t = 100 \text{ k}\Omega$; $R_2 = 470 \text{ k}\Omega$.

R_t curve at $C_t = 1 \text{ nF}$; $R_2 = 5 R_t$.

$V_{DD} = 5 \text{ V}$ to 15 V ; $T_{amb} = 25^{\circ}\text{C}$.

Fig 10. RC oscillator frequency as a function of R_t and C_t



Lines (1) and (2): $V_{DD} = 15 \text{ V}$.

Lines (3) and (4): $V_{DD} = 10 \text{ V}$.

Lines (5) and (6): $V_{DD} = 5 \text{ V}$.

Lines (1), (3), (6): $R_t = 100 \text{ k}\Omega$; $C_t = 1 \text{ nF}$; $R_2 = 0 \text{ W}$.

Lines (2), (4), (5): $R_t = 100 \text{ k}\Omega$; $C_t = 1 \text{ nF}$; $R_2 = 300 \text{ k}\Omega$.


Referenced at: f_{osc} at $T_{amb} = 25^{\circ}\text{C}$ and $V_{DD} = 10 \text{ V}$.

Fig 11. Oscillator frequency deviation (Δf_{osc}) as a function of ambient temperature

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT38-4						95-01-14 03-02-13

Fig 12. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 13. Package outline SOT109-1 (SO16)

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4060B v.7	20111116	Product data sheet	-	HEF4060B v.6
Modifications:		<ul style="list-style-type: none">• Legal pages updated.• Changes in "General description" and "Features and benefits".• Section "Applications" removed.		
HEF4060B v.6	20110511	Product data sheet	-	HEF4060B v.5
HEF4060B v.5	20091127	Product data sheet	-	HEF4060B v.4
HEF4060B v.4	20090817	Product data sheet	-	HEF4060B_CNV v.3
HEF4060B_CNV v.3	19950101	Product specification	-	HEF4060B_CNV v.2
HEF4060B_CNV v.2	19950101	Product specification	-	-